

HV-mW[™]、2nd Generation Quasi-Resonant (QR-II[™]) PWM Controller

FEATURES

- **Meet EPS Level 6**
- Proprietary QR-II[™] Technology: •Digital Anti-jitter for Audio Noise Free Operation
 - Digital Frequency Foldback
- Digital Frequency Jittering Proprietary HV-mWTM to Achieve Less than 50mW Standby Power
- Multi-Mode Operation for High Efficiency
- 12.7us Maximum On Time
- **80KHz Maximum Frequency Limit**
- 53KHz Frequency Low Clamping in QR Mode
- Maximum 65% Duty Cycle
- Adaptive Slope Compensation for CCM Mode
- Latch Plug-off Protection
- **Built-in Soft Start Function**
- **Pin Floating Protection**
- **Built-in Synchronous Slope Compensation**
- Cycle-by-Cycle Current Limiting
- Leading Edge Blanking (LEB)
- **Constant Power Limiting**
- VDD UVLO, OVP & Clamp

APPLICATIONS

Offline AC/DC Flyback Converter for

- **AC/DC** Adaptors
- **SMPS Power Supply**


GENERAL DESCRIPTION

SF5873 is a high performance, 2nd Generation Quasi-Resonant (QR-IITM) PWM controller for offline flyback power converter applications. The built-in proprietary **HV-mW[™]** technology and **QR-II[™]** technology with high level protection features can improve the SMPS reliability and performance.

In SF5873, the "Digital Anti-Jitter" function can automatically select and lock a valley at a given loading, which can achieve audio noise free operation. On the other hand, the "Digital Frequency Jittering" function makes the system have superior EMI performance than conventional QR system.


SF5873 is a multi mode controller. When full loadings, the IC works in CCM mode or QR mode based on the AC line input. When the loading goes low, the IC enters into "Digital Frequency Foldback" mode to boost power conversion efficiency. When the output power is very small, the IC enters into burst mode and can achieve less than 50mW no load power.

SF5873 integrates functions and protections of Under Voltage Lockout (UVLO), VDD Over Protection (VDD OVP), Output Over Voltage Voltage Protection (Output OVP), Cycle-by-cycle Current Limiting (OCP), Pin Floating Protection, Over Load Protection (OLP), Soft Start, VCC Clamping, Gate Clamping, etc. In SF5873, VDD OVP and Output OVP are latch mode protections, the other protections are auto-recovery mode. SF5873 is available in SOP8 package.





Pin Configuration



X

Ordering Information

Part Number	Top Mark	Pacl	kage	Tape & Reel
SF5873SG	SF5580SG	SOP8	Green	
SF5873SGT	SF5580SGT	SOP8	Green	Yes

Marking Information


•. •.	
SF 5 8 7 3 S G	
YWW	
S	

Pin Description

Pin Num	Pin Name	1/0	Description
1	DEM	I	Transformer core demagnetization detection pin. This pin is also used for
			output over voltage protection (OVP).
2	FB	I	Voltage feedback pin. The loop regulation is achieved by connecting a
			photo-coupler to this pin. PWM duty cycle is generated by this pin voltage
			and the current sense signal at Pin 3.
3	CS	Ι	Current sense input pin.
4)	GND	Р	IC ground pin.
5	GATE	0	Totem-pole gate driver output to drive the external MOSFET.
6	VDD	Р	IC power supply pin.
7	NC	-	No connection.
8	HV	Р	This pin connects to bulk capacitor for high voltage startup.



Block Diagram



Absolute Maximum Ratings (Note 1)

Parameter	Value	Unit
HV Voltage range	-0.3 to 700	V
VDD DC Supply Voltage	35	V
VDD DC Clamp Current	10	mA
DEM Voltage Range	-0.7 to 6	V
FB, CS Voltage Range	-0.3 to 7	V
Package Thermal Resistance (SOP-8)	150	°C/W
Maximum Junction Temperature	150	°C
Operating Temperature Range	-40 to 85	°C
Storage Temperature Range	-65 to 150	°C
Lead Temperature (Soldering, 10sec.)	260	°C
ESD Capability, HBM (Human Body Model) (Except HV Pin)	3	kV
ESD Capability, MM (Machine Model)	250	V

Recommended Operation Conditions (Note 2)

Parameter	Value	Unit
Supply Voltage, VDD	11 to 29	V
Operating Ambient Temperature	-40 to 85	°C



ELECTRICAL CHARACTERISTICS

$(T_A = 25^{\circ}C, VDD = 18V)$, if not otherwise noted)
----------------------------------	---------------------------

	BV, if not otherwise noted					
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
	pply Voltage Section					•
I_HV1	HV Current Source	VDD=2V, HV=500V	2	4	7	mA
I_HV2	HV Current Source	VDD=13V, HV=500V	1	2	3.5	mA
I_HV_leak	HV leakage current	VDD=18V, HV=500V			10	uA
Supply Voltage	Section (VDD Pin)					
I_Startup	VDD Start up Current			5	20	uA
I_VDD_Op	Operation Current	V _{FB} =3.2V, GATE=1nF		2	3.5	mA
I(VDD latch)	VDD latch mode			100		uA
(current					
UVLO(ON)	VDD Under Voltage		14	15	16	V
(-)	Lockout Exit (Startup)					
UVLO(OFF)	VDD Under Voltage		8	9	10	\mathbf{V}
	Lockout Enter		-	-		
VDD_OVP	VDD Over Voltage		30	32	34	V
	Protection trigger					
V _{DD} _Clamp	VDD Zener Clamp	$I(V_{DD}) = 7mA$	33	35		V
	Voltage			K Y		
T Softstart	Soft Start Time			4	1	mSec
	Section(FB Pin)	· · · · · · · · · · · · · · · · · · ·)		
V _{FB} Open	FB Open Voltage			4.5		V
· LB_OPOIL						ľ
I _{FB} _Short	FB short circuit	Short FB pin to GND,		360	†	uA
IFB_OHOIT	current	measure current	P	000		u/ (
A _{VCS}	PWM Input Gain	$\Delta V_{FB} / \Delta V_{cs}$		3.5		V/V
VFB_foldback	FB under voltage			1.6		V
	foldback mode is			1.0		v
	entered	$\sim \gamma$				
VFB_min_duty	FB under voltage gate			1.1		V
VI D_IIIII_ddiy	clock is off.	()				·
VFB_PL	Power Limiting FB			3.6		V
	Threshold Voltage			0.0		· ·
T _D PL	Power limiting	Note 3		75		mSec
· <u>D_</u> · _	Debounce Time			10		meee
Z _{FB} IN	Input Impedance			13		Kohm
	nput Section (CS Pin)	\		10	1	Romm
	Internal current	Zero duty cycle	0.44	0.45	0.46	V
Vth_OC_min	limiting threshold		0.44	0.45	0.40	v
Vth OC max	Internal current			0.77		V
	limiting threshold			0.77		v
T_blanking	SENSE Input Leading			250	 	nSec
	Edge Blanking Time			200		nsec
T _D OC	Over Current			60	+	nSec
	Detection and Control			00		nsec
, A Y	Detection and Control Delay					
Domogratizatio			1	L	L	1
pernagnetization	n Detection Section (I		T	400		
	DEM Comparator			100		mV
VTH_DEM	Threshold Voltage					
	(Negative going edge)		}		┨────	
VDEM_clamp_H	High clamp voltage			6	 	V
VDEM_clamp_L	Low clamp voltage			-0.7	───	V
V _{TH} OVP	Output over voltage			3.4		V
	protection threshold			<u> </u>	───	
	Number of					
N _{TRUE} OVP	subsequent cycles to			3		Cycle
	be true OVP			<u> </u>	<u> </u>	-
T _{supp}	Suppression of the	Note 4		2.5		uSec
	transformer ringing at					




stroke Note 4 Stroke Stroke ToEM_OUT Timeout after last demag transition Note 4 5 uSec Timer Section Sampling Time for Digital Anti-jitter Function 40 mSec N_counter_max Maximum Number for Valley Locking 8							
TopeM_OUT Timeout after last demag transition Note 4 5 uSec Timer Section Sampling Time for Digital Anti-jitter Function 40 mSec N_counter_max Maximum Number for Valley Locking 8 Valley Locking F_BM Burst Mode Base Frequency 22 KHz Duty_max Maximum Duty cycle 65 % Fmax_QR_H Frequency bigh clamp in QR mode 72 80 88 KHz Fmin_OR_L in QR mode 47 52 57 KHz Off_max Maximum on time 11.5 11.7 14 us Toff_max Maximum on time 11.5 12.7 14 us Toff_max Maximum on time 11.5 12.7 14 us Toff_max Maximum on time 11.5 12.7 14 us Toff_max Maximum OFF time Note 3 ,2.5 uSec VDD_latch Release VDD Latch Release 8.7 V V Volage VDD Latch Release 8.7 V V Vold(latch) VDD C		start of secondary					
demag transition 40 mSec Timer Section Sampling Time for Digital Anti-jitter Function 40 mSec N_counter_max Maximum Number for Valley Locking 8	Ŧ		No. (-		0
Timer Section Sampling Time for Digital Anti-jitter Function Maximum Number for Valley Locking 40 mSec N_counter_max Maximum Number for Valley Locking 8 122 KHz F_BM Burst Mode Base Frequency 65 % Duty_max Maximum Duty cycle 65 % Fmax_QR_H Frequency high clamp in QR mode 72 80 88 KHz Fmin_OR_L Frequency low clamp in QR mode 47 52 57 KHz QF(shuffle)/Fosc Frequency shuffling range Note 4 -4 4 % Ton_max Maximum oft time 52 57 64 us Toff_min Minimum OFF time Note 3 2.5 uSec Latch Protection V 12 V V VLatch_release VDD Latch Release Voltage 8.7 V V Vud((latch) VDD Current when latch off 100 uA 12 V Volt VDL Cutch Level Io = 20 mA (sipik) 1 V	DEM_OUT		Note 4		5		uSec
T_counterSampling Time for Digital Anti-jitter Function40mSecN_counter_maxMaximum Number for Valley Locking88F_BMBurst Mode Base Frequency22KHzDuty_maxMaximum Duty cycle65%Fmax_QR_HFrequency low clamp in QR mode728088Fmin_QR_Lfrequency low clamp in QR mode475257KHzCon_maxMaximum on time range11.512.714usTon_maxMaximum off time voltage525764usToff_maxMaximum off time voltage525764usVDD_latch_HVDD latch Release Voltage8.7VVVLatch_releaseVDD Latch Release Voltage8.7VVVdd(latch)VDD Current when latch offVD= VLatch_release+1V100uAGate Drive Output (GATE Pin)VD=224v/16VVVOLOutput Low Levello = 20 mA (sink)1VVOHOutput Clamp VoltageVD=24v/16VT_rOutput Rising TimeGATE=1nF150n.Sec	i o :	demag transition					
Digital Anti-jitter Function Digital Anti-jitter Function N N_counter_max Maximum Number for Valley Locking 8 F_BM Burst Mode Base Frequency 22 Maximum Duty cycle 65 % Fmax_QR_H Frequency high clamp in QR mode 72 80 88 KHz Fmin_QR_L Frequency low clamp in QR mode 47 52 57 KHz Δf(shuffle)/Fosc Frequency shuffling range Note 4 -4 4, % Ton_max Maximum on time 11.5 12.7 14 us Toff_max Maximum OfF time Note 3 2.5 04 us Toff_min Minimum OFF time Note 3 2.5 uSec USec Latch Protection V V 12 V V VLatch_release VDD Latch Release Voltage 8.7 V V Vdd(latch) VDD Current when latch off VD= VLatch_refease+1V 100 uA Gate Drive Output (GATE Pin) V V V V V VOH						1	
Function Function 8 N_counter_max Maximum Number for Valley Locking 8	T_counter				40		mSec
N_counter_maxMaximum Number for Valley Locking8F_BMBurst Mode Base Frequency22KHzDuty_maxMaximum Duty cycle65%Fmax_QR_HFrequency high clamp in QR mode728088KHzFmin_QR_LFrequency low clamp 							
Valley Locking Valley Locking F_BM Burst Mode Base Frequency 22 KHz Duty_max Maximum Duty cycle 65 % Fmax_QR_H Frequency high clamp in QR mode 72 80 88 KHz Fmin_QR_L Frequency low clamp in QR mode 47 52 57 KHz ΔF(shuffle)/Fosc Frequency shuffling range Note 4 -4 4 % Ton_max Maximum on time 11.5 12.7 14 us Toff_max Maximum off time 52 57 64 us Toff_min Minimum OFF time Note 3 2.5 usec Latch Protection V 12 V V VLatch_release VDD Latch Release Voltage 8.7 V V Vudd(latch) VDD Current when latch off VDD=VLatch_release+1V 100 uA Gate Drive Output (GATE Pin) VD 1 V V VOL Output Low Level Io = 20 mA (sink) 1							
F_BMBurst Mode Base Frequency22KHzDuty_maxMaximum Duty cycle65%Fmax_QR_HFrequency high clamp in QR mode728088KHzFmin_QR_LFrequency low clamp in QR mode475257KHzΔF(shuffle)/FoscFrequency shuffling rangeNote 4-44%Ton_maxMaximum on time11.512.714usToff_maxMaximum off time525764usToff_maxMaximum OFF timeNote 32.5uSecLatch ProtectionVDD latch mode high voltage12VVVDD_latch_HVDD Latch Release Voltage8.7VVIvdd(latch)VDD Current when latch offVDD=VLatch_rel@ase+1V latch off100uAGate Drive Output (GATE Pin)VD101VVOLOutput Low LevelIo = 20 mA (source)7.5VVGLOutput High LevelVD=24V16VT_rOutput Rising TimeGATE= 1nF150nSec	N_counter_max				8		
Frequency Frequency Duty_max Maximum Duty cycle 65 % Fmax_QR_H Frequency high clamp in QR mode 72 80 88 KHz Fmin_QR_L Frequency low clamp in QR mode 47 52 57 KHz ΔF(shuffle)/Fosc Frequency shuffling range Note 4 -4 4 % Ton_max Maximum on time 11.5 12.7 14 us Toff_max Maximum Off time 52 57 64 us Toff_min Minimum OFF time Note 3 2.5 uSec Latch Protection VDD Latch Release Voltage 8.7 V V Vdd(latch) VDD Current when latch off VDD = VLatch_release+1V latch off 100 uA Gate Drive Output (GATE Pin) VOL Output High Level 10 = 20 mA (source) 7.5 V VGL Output Low Level 10 = 20 mA (source) 7.5 V V VG_Clamp Output Clamp Voltage VDD=24V 16 V							
Duty_maxMaximum Duty cycle65%Fmax_QR_HFrequency high clamp in QR mode728088KHzFmin_QR_LFrequency low clamp in QR mode475257KHzΔF(shuffle)/FoscFrequency shuffling rangeNote 4-44%Ton_maxMaximum on time11.512.714usToff_maxMaximum off time525764usToff_maxMaximum off time525764usToff_minMinimum OFF timeNote 32.5uSecUSecLatch ProtectionVDD latch mode high voltage12VVVLatch_releaseVDD Latch Release Voltage8.7VVVudd(latch)VDD Current when latch offVDD= VLatch_release+1V latch off100uAGate Drive Output (GATE Pin)VD101VVOLOutput Low Level LevelIo = 20 mA (sink)1VVVG_Clamp LevelOutput Rising TimeGATE= 1nF150nSec	F_BM	Burst Mode Base			22		KHz
Fmax_QR_HFrequency high clamp in QR mode728088KHzFmin_QR_LFrequency low clamp in QR mode475257KHzΔF(shuffle)/FoscFrequency shuffling rangeNote 4-44%Ton_maxMaximum on time11.512.714usToff_maxMaximum of time525764usToff_maxMaximum ofF time525764usToff_minMinimum OFF timeNote 32.5uSecLatch ProtectionVDD latch mode high voltage12VVLatch_releaseVDD Latch Release Voltage8.7VVudd(latch)VDD Current when latch offVDD=VLatch_release+1V lot 20 utput Low Level100uAVOLOutput Low LevelIo = 20 mA (sink)1VVOLOutput High LevelIo = 20 mA (source)7.5VVG_ClampOutput Rising TimeGATE=1nF150nSec							
in QR mode 72 80 88 KH2 Fmin_QR_L Frequency low clamp in QR mode 47 52 57 KHz ΔF(shuffle)/Fosc Frequency shuffling range Note 4 -4 4 % Ton_max Maximum on time 11.5 12.7 14 us Toff_max Maximum off time 52 57 64 us Toff_min Minimum OFF time Note 3 2.5 uSec Latch Protection V 12 V V VLatch_release VDD Latch Release Voltage 8.7 V V Ivdd(latch) VDD Current when latch off VD= VLatch_release+1V 100 uA Gate Drive Output (GATE Pin) V V V V VOL Output Low Level 10 = 20 mA (sink) 1 V VOL Output Clamp Voltage VDD=24V' 16 V VG_Clamp Output Rising Time GATE= 1nF 150 n Sec	Duty_max	Maximum Duty cycle			65		%
In QR modeIn QR mode475257KHzFrequency low clamp in QR modeNote 4-449 $\Delta F(shuffle)/FoscFrequency shufflingrangeNote 4-449Ton_maxMaximum on time11.512.714usToff_maxMaximum off time525764usToff_maxMaximum OFF timeNote 32.5uSecLatch ProtectionVDDNote 312VVDD_latch_HVDD Latch ReleaseVoltage8.7VVVulatch_releaseVDD Latch ReleaseVoltage8.7VVVdd(latch)VDD Current whenlatch offVD= VLatch_release+1VIatch off100uAGate Drive Output (GATE Pin)VOLOutput Low LevelIo = 20 mA (source)7.5VVG_ClampOutput Clamp VoltageLevelVDD=24V'16VT_rOutput Rising TimeGATE=1nF150n Sec$	Fmax_QR_H			72	80	88	KH-
Fmin_QR_L in QR mode 47 52 57 KHz ΔF(shuffle)/Fosc Frequency shuffling range Note 4 -4 4 % Ton_max Maximum on time 11.5 12.7 14 us Toff_max Maximum off time 52 57 64 us Toff_max Maximum ofF time Note 3 2.5 uSec Latch Protection V 2.5 uSec VDD_latch_H VDD latch mode high voltage 12 V VLatch_release VDD Latch Release Voltage 8.7 V Ivdd(latch) VDD Current when latch off VDD=VLatch_release+1V 100 uA Gate Drive Output (GATE Pin) V V V V VOL Output Low Level Io = 20 mA (sink) 1 V VOH Output Clamp Voltage VD=24V 16 V VG_Clamp Output Rising Time GATE= 1nF 150 n Sec				12	80	00	IN 12
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Emin OD I	Frequency low clamp		17	50	57	
rangerange11.512.714usTon_maxMaximum on time11.512.714usToff_maxMaximum off time525764usToff_minMinimum OFF timeNote 32.5uSecLatch ProtectionVDD_latch_HVDD latch mode high voltage12VVLatch_releaseVDD Latch Release Voltage8.7VIvdd(latch)VDD Current when latch offVDD=VLatch_release+1V100uAGate Drive Output (GATE Pin)VOLOutput Low LevelIo = 20 mA (sink)1VVOHOutput High LevelIo = 20 mA (source)7.5VVG_ClampOutput Clamp Voltage LevelVDD=244V16VT_rOutput Rising TimeGATE= 1nF150nSec				47	52	57	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	∆F(shuffle)/Fosc	Frequency shuffling	Note 4	-4	X	4	%
Toff_maxMaximum off time525764usToff_minMinimum OFF timeNote 32.5uSecLatch ProtectionVDD_latch mode high voltage12VVDD_latch_HVDD latch mode high voltage12VVLatch_releaseVDD Latch Release Voltage8.7VIvdd(latch)VDD Current when latch offVDD=VLatch_release+1V100uAGate Drive Output (GATE Pin)VOLOutput Low LevelIo = 20 mA (sink)1VVOHOutput High LevelIo = 20 mA (source)7.5VVG_ClampOutput Clamp Voltage LevelVDD=24V16VT_rOutput Rising TimeGATE=1nF150nSec						$\mathbf{\mathcal{O}}$	
Toff_min Minimum OFF time Note 3 12.5 uSec Latch Protection VDD_latch mode high voltage 12 V VDD_latch_H VDD latch mode high voltage 12 V VLatch_release VDD Latch Release Voltage 8.7 V Ivdd(latch) VDD Current when latch off VDD= VLatch_release+1V 100 uA Gate Drive Output (GATE Pin) VOL Output Low Level Io = 20 mA (sink) 1 V VOH Output Low Level Io = 20 mA (source) 7.5 V VG_Clamp Output Clamp Voltage VDD=244V 16 V T_r Output Rising Time GATE= 1nF 150 nSec	Ton_max	Maximum on time		11.5	12.7	14	us
Latch ProtectionVDD_latch_HVDD latch mode high voltage12VVLatch_releaseVDD Latch Release Voltage8.7VIvdd(latch)VDD Current when latch offVDD= VLatch_release+1V100uAGate Drive Output (GATE Pin)VOLOutput Low LevelIo = 20 mA (sink)1VVOHOutput High LevelIo = 20 mA (source)7.5VVG_ClampOutput Clamp Voltage LevelVDD=24V16VT_rOutput Rising TimeGATE= 1nF150n Sec				52		64	
VDD_latch_HVDD latch mode high voltage12VVLatch_releaseVDD Latch Release Voltage8.7VIvdd(latch)VDD Current when latch offVDD= VLatch_release+1V100uAGate Drive Output (GATE Pin)VOLOutput Low LevelIo = 20 mA (sink)1VVOHOutput High LevelIo = 20 mA (source)7.5VVG_ClampOutput Clamp Voltage LevelVDD=24V16VT_rOutput Rising TimeGATE= 1nF150n Sec	Toff_min	Minimum OFF time	Note 3		2.5		uSec
voltagevoltageImage: Note of the second secon	Latch Protection	n		XC			
voltagevoltage8.7VVLatch_releaseVDD Latch Release Voltage8.7VIvdd(latch)VDD Current when latch offVDD= VLatch_release+1V100uAGate Drive Output (GATE Pin)VOLOutput Low LevelIo = 20 mA (sink)1VVOHOutput High LevelIo = 20 mA (source)7.5VVG_ClampOutput Clamp Voltage LevelVDD=24V16VT_rOutput Rising TimeGATE= 1nF150n Sec	VDD_latch_H	VDD latch mode high			12		V
VLatch_release VoltageVDD Latch Release Voltage8.7VIvdd(latch)VDD Current when latch offVDD= VLatch_release+1V100uAGate Drive Output (GATE Pin)VOLOutput Low LevelIo = 20 mA (sink)1VVOHOutput High LevelIo = 20 mA (source)7.5VVG_ClampOutput Clamp Voltage LevelVDD=24V16VT_rOutput Rising TimeGATE= 1nF150n Sec							
Ivdd(latch)VDD Current when latch offVDD= VLatch_release+1V100uAGate Drive Output (GATE Pin)VOLOutput Low LevelIo = 20 mA (sink)1VVOHOutput High LevelIo = 20 mA (source)7.5VVG_ClampOutput Clamp Voltage LevelVDD=24V16VT_rOutput Rising TimeGATE=1nF150nSec	VLatch_release				8.7		V
Iatch off Iatch off Gate Drive Output (GATE Pin) VOL Output Low Level Io = 20 mA (sink) 1 V VOL Output Low Level Io = 20 mA (sink) 1 V VOH Output High Level Io = 20 mA (source) 7.5 V VG_Clamp Output Clamp Voltage VDD=24V 16 V Level Insection Insection NSec		Voltage					
Iatch off Image: Constraint of the system Image: Constred of the system	lvdd(latch)	VDD Current when	VDD= VLatch_release+1V		100		uA
VOL Output Low Level Io = 20 mA (sink) 1 V VOH Output High Level Io = 20 mA (source) 7.5 V VG_Clamp Output Clamp Voltage Level VDD=24V 16 V T_r Output Rising Time GATE= 1nF 150 nSec		latch off	$\sim \gamma$				
VOL Output Low Level Io = 20 mA (sink) 1 V VOH Output High Level Io = 20 mA (source) 7.5 V VG_Clamp Output Clamp Voltage Level VDD=24V 16 V T_r Output Rising Time GATE= 1nF 150 nSec	Gate Drive Outp	out (GATE Pin)				•	
VOH Output High Level Io = 20 mA (source) 7.5 V VG_Clamp Output Clamp Voltage VDD=24V 16 V T_r Output Rising Time GATE= 1nF 150 nSec	VOL	Output Low Level	lo = 20 mA (sink)			1	V
VG_Clamp Output Clamp Voltage VDD=24V 16 V Level T_r Output Rising Time GATE= 1nF 150 nSec	VOH	Output High Level		7.5			V
Level 150 nSec	VG Clamp				16		V
T_r Output Rising Time GATE= 1nF 150 nSec	- '						
	Tr		GATÉ= 1nF		150		nSec
	T f	Output Falling Time	GATE= 1nF		60		nSec

- **Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note 2. The device is not guaranteed to function outside its operating conditions.
- Note 3. The OLP debounce time is proportional to the period of switching cycle.
- Note 4. Guaranteed by design.





CHARACTERIZATION PLOTS






OPERATION DESCRIPTION

SF5873 is a high performance, highly integrated Quasi-Resonant (QR) PWM controller for medium to large offline flyback power converter applications. The built-in proprietary **QR-IITM** technology with high level protection features improves the SMPS reliability and performance without increasing the system cost.

◆ Proprietary HV-mW[™] Technology to Achieve Less than 50mW Standby Power

HV-mW[™] Integrates SF5873 proprietary technology to achieve less than 50mW standby power. The core of HV-mW[™] technology is related a built-in 700V startup circuit and standby control. Fig.1 shows the high voltage (HV) startup circuit for SF5873 applications. The HV pin is connected to the line input or bulk capacitor through a resistor. During startup, the internal startup circuit is enabled and a HV current source charges the VDD hold up capacitor Cdd through Rst. When VDD reaches UVLO turn-on voltage of 15V(typical), SF5873 begins switching and the IC current consumed increased to 2mA (typical). The hold-up capacitor Cdd continues to supply VDD before the energy can be delivered from auxiliary winding Na. During this process, VDD must not drop below UVLO turnoff voltage (typical 9V).




In general application, Rst is recommended to be larger than $30K \Omega$ to limit the startup current.

♦ QR-IITM Technology Introduction ● Digital Anti-Jitter for Valley Locking

Traditional QR system suffers from audio noise issues. As shown in Fig.2, traditional QR system triggers new PWM cycle using demagnetization information by sensing DEM pin voltage. However, the PWM trigger signal may toggle between different valleys at a given loading, which may cause audio noise issue.


In SF5873, a "**Digital Anti-Jitter**" function is integrated to lock and select a valley at a given loading, which can achieve audio noise free operation.



• "Digital Frequency Foldback" and Multi-Mode Operation

SF5873 is a multi-mode QR controller. The proprietary "**Digital Frequency Foldback**" can achieve high efficiency when the loading is light.

■ At normal or full loading conditions, the operating mode is CCM when the input is in low line range since the low clamping frequency (52KHz typical) is touched. Thus, small size transformer can be used with high power conversion efficiency. When the input is in high line input range, the IC work in QR mode with high frequency clamping (typical 80KHz), as shown in Fig.3. When FB voltage is larger than VFB_PL, the system enters into OLP mode with auto recovery protection (as illustrated in Fig.8 and Fig.9).



At light loading conditions (FB voltage is below



VFB_foldback), the IC works in "**Digital Frequency Foldback**" mode. The system frequency is limited between "High Frequency Limiting" and "Low Frequency Clamping", as shown with the dashed line in Fig.3. In "**Digital Frequency Foldback**" mode, the IC locks the switching valley and selects the valley according to the load changes. There is a counter in SF5873, the IC selects the valleys according to the registered counter number. In SF5873, the maximum counting number is 8.

■ When zero or very light load conditions, the IC enters into burst mode. In the burst mode (as illustrated in Fig.5), the valley locking counting number is fixed at 8. In this way, a small standby power can be achieved.

• Digital Frequency Jittering

Traditional QR system suffers from EMI issues since the PWM switching frequency is actually fixed with a given loading. To improve system EMI performance, SF5873 integrates a "**Digital Frequency Jittering**" block to operate the system with $\pm 4\%$ frequency jittering around the PWM switching frequency.

• Low Operating Current

The operating current in SF5873 is as small as 2mA (typical). The small operating current results in higher efficiency and reduces the VDD hold-up capacitance requirement.

♦ Soft Start

SF5873 features an internal 4ms (typical) soft start that slowly increases the threshold of cycle-bycycle current limiting comparator during startup sequence. It helps to prevent transformer saturation and reduce the stress on the secondary diode during startup. Every restart attempt is followed by a soft start activation.

Demagnetization Detection

The transformer core demagnetization is detected by monitoring the voltage activity on the auxiliary windings through DEM pin. When the stored energy is fully released to the output, the voltage on DEM goes down. If DEM pin voltage drops below 0.1V, an internal DEM comparator is triggered and a new switching cycle is initiated following the DEM triggering. The power MOSFET is always turned on with zero inductor current such that the turn-on loss and noise can be minimized.

• Ringing Suppression Timer

After power MOSFET is turned off, there will be some oscillation on Vds, which will also appear on the voltage on DEM pin. To avoid that the power MOSFET is turned on mistriggered by such oscillations, a ringing suppression timer Tsupp is implemented in SF5873. In normal operation, Tsupp starts when CS reaches the feedback voltage FB, the external power MOSFET is set to off state. During Tsupp, the external power MOSFET remains in off state and cannot be turned on gain. In SF5873, the ringing suppression timer Tsupp is set to 2.5us internally.

Leading Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs across the sensing resistor. The spike is caused by primary side capacitance and secondary side rectifier reverse recovery. To avoid premature termination of the switching pulse, an internal leading edge blanking circuit is built in. During this blanking period (250ns, typical), the PWM comparator is disabled and cannot switch off the gate driver.

Adaptive Slope Compensation

InSF5873, the synchronous slope compensation circuit is integrated by adding voltage ramp onto the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the output ripple voltage.

In SF5873, when the fix frequency CCM mode is touched (as show in Fig.2), the slope compensation will be automatically added to the system to improve current loop stability. When the system leaves fix frequency CCM mode, the slope compensation will automatically disappear.

Maximum Frequency Clamp


According to the QR operation principle, the switching frequency is inversely proportional to the output power. Therefore, when the output power decreases, the switching frequency can become rather high without limiting. To meet EMI limit and to achieve high efficiency at light loading conditions, the maximum switching frequency in SF5873 is internally limited to 80KHz.

• OCP Compensation

The variation of maximum output power in QR system can be rather large if no compensation is provided. The OCP threshold value is self adjusted lower at higher AC voltage. This OCP threshold slope adjustment helps to compensate the increased output power limit at higher AC voltage. In SF5873, a proprietary OCP compensation block is integrated and no external components are needed. The OCP threshold in SF5873 is a function of the switching ON time. For the ON time less than 12.7us, the OCP threshold changes linearly from 0.45V to 0.77V. For the ON time larger than 12.7us, the OCP threshold is clamped to 0.77V, as shown in Figure 4.


The maximum PWM duty cycle is about 65% in SF5873.






Burst Mode Control

When the loading is very small, the system enters into burst mode. When VFB drops below VFB_min_duty, SF5873 will stop switching and output voltage starts to drop, which causes the VFB to rise, as shown in Fig.5. Once VFB rises above VFB_min_duty, switching resumes. Burst mode control alternately enables and disables switching, thereby reducing switching loss in standby mode.




◆ Output Over Voltage Protection (OVP) In SF5873, the load OVP is integrated by plateau sampling the auxiliary winding in flyback phase. An internal 2.5us sampling delay guarantees a clean plateau, provided that the leakage inductance ringing has been fully damped. The threshold voltage for output OVP is 3.4V, as shown in Fig.6 If the sampled plateau voltage exceeds the OVP threshold (3.4V), an internal counter starts counting subsequent OVP events. If OVP events are detected in successive 3 cycles, the controller assumes a true OVP and it stops all switching operations. The counter has been added to prevent incorrect OVP detection which might occur during ESD or lightning events. If the output voltage exceeds the OVP threshold less than 3 successive cycles, the internal counter will be cleared and no fault is asserted. Output OVP is **latch mode** protection (mentioned below).



Latch Mode Protection


As shown in Fig.7, once a latch mode protection (such as OTP, VDD OVP, etc) is detected, switching will stop. VDD voltage will ramp up and down between VDD_latch_H (typical 12V) and UVLO(OFF) (typical 9V). The VDD ramping up current is get from HV pin. In latch mode, IC consumption current is about 100uA. The latch will not release unless AC input is unplugged from the mains.






Over Load Protection (OLP) / Over Current Protection (OCP) / Over Power Protection (OPP) / Open Loop Protection (OLP)

When OLP/OCP/OPP/Open Loop occurs, a fault is detected. If this fault is present for more than 75ms (typical), the protection will be triggered, the IC will experience an auto-recovery mode protection, as shown in Fig.8. The 75ms delay time is to prevent the false trigger from the power-on and turn-off transient.






Auto Recovery Mode Protection

As shown in Fig.9, once a fault condition is detected, switching will stop. This will cause VDD to fall because no power is delivered form the auxiliary winding. When VDD falls to UVLO(off) (typical 9V), the protection is reset and the operating current reduces to the startup current, which causes VDD to rise, as shown in Fig.9.



However, if the fault still exists, the system will experience the above mentioned process. If the fault has gone, the system resumes normal operation. In this manner, the auto restart can alternatively enable and disable the switching until the fault condition is disappeared.



VDD OVP(Over Voltage Protection)

VDD OVP (Over Voltage Protection) is implemented in SF5873 and it is a protection of **latch mode**.

Pin Floating Protection


In SF5873, if pin floating situation occurs, the protection is triggered immediately and the system will experience the process of auto-recovery mode protection.

Soft Gate Drive

The driving stage of SF5873 is a soft totem-pole gate driver to minimize EMI. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability.

PACKAGE MECHANICAL DATA

SOP8 PACKAGE OUTLINE DIMENSIONS



Symbol	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.050	0.250	0.002	0.010
A2	1.250	1.650	0.049	0.065
b	0.310	0.510	0.012	0.020
C	0.170	0.250	0.006	0.010
D	4.700	5.150	0.185	0.203
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
е	1.270	(BSC)	0.05 (BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8º	0°	8°

IMPORTANT NOTICE

SiFirst Technology Nanhai, Ltd (SiFirst) reserves the right to make corrections, modifications, enhancements, improvements and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

SiFirst warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with SiFirst's standard warranty. Testing and other quality control techniques are used to the extent SiFirst deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

SiFirst assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using SiFirst's components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

Reproduction of SiFirst's information in SiFirst's data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. SiFirst is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of SiFirst's products or services with statements different from or beyond the parameters stated by SiFirst for that product or service voids all express and any implied warranties for the associated SiFirst's product or service and is an unfair and deceptive business practice. SiFirst is not responsible or liable for any such statements.

SiFirst's products are neither designed nor intended for use in military applications. SiFirst will not be held liable for any damages or claims resulting from the use of its products in military applications.

SiFirst's products are not designed to be used as components in devices intended to support or sustain human life. SiFirst will not be held liable for any damages or claims resulting from the use of its products in medical applications.